dt-bindings: serial: snps-dw-apb-uart: Add Anlogic DR1V90 uart
The Anlogic DR1V90 SoC integrates a UART controller compatible with snps,dw-apb-uart, operating at a 50 MHz clock. Acked-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
This commit is contained in:
@@ -51,6 +51,7 @@ properties:
|
|||||||
- const: renesas,rzn1-uart
|
- const: renesas,rzn1-uart
|
||||||
- items:
|
- items:
|
||||||
- enum:
|
- enum:
|
||||||
|
- anlogic,dr1v90-uart
|
||||||
- brcm,bcm11351-dw-apb-uart
|
- brcm,bcm11351-dw-apb-uart
|
||||||
- brcm,bcm21664-dw-apb-uart
|
- brcm,bcm21664-dw-apb-uart
|
||||||
- rockchip,px30-uart
|
- rockchip,px30-uart
|
||||||
|
|||||||
Reference in New Issue
Block a user